

PREPARED BY: _____ DATE _____	SHARP LIQUID CRYSTAL DISPLAY GROUP SHARP CORPORATION S P E C I F I C A T I O N	SPEC No. LC95415A
APPROVED BY: _____ DATE _____		FILE No. _____
		ISSUE APR.24.1995
		PAGE 23 Pages
		APPLICABLE DIVISION <input checked="" type="checkbox"/> DUTY PANEL DEVELOPMENT CENTER <input type="checkbox"/> ITFT DEVELOPMENT CENTER <input type="checkbox"/> ILCD PRODUCTS DEVELOPMENT CENTER <input type="checkbox"/> EL PRODUCTION DEPT.

DEVICE SPECIFICATION for
 Passive Matrix COLOR LCD Module
 (640x480 dots)

Model No.
LM64C27P

"CUSTOMER'S APPROVAL"

DATE _____

BY _____



PRESENTED
 BY FOR T. Inoue
 Y. Inoue
 DEPARTMENT GENERAL MANAGER
 ENGINEERING DEPARTMENT II
 DUTY PANEL DEVELOPMENT CENTER
 LIQUID CRYSTAL DISPLAY GROUP
 SHARP CORPORATION

SHARP

SPEC No. LC95415A	MODEL No. LM64C27P
----------------------	-----------------------

RECORDS OF REVISION	DOC . FIRST ISSUE APR. 24.1995
	IDENT. DATA No.

DATE	REF. PAGE PARAGRAPH DRAWING No.	REVISED No.	SUMMARY	CHECK & APPROVAL
eb.27.1995	Page 2 , 17	1	REVISED (Viewing area)	<i>Z. Inoue</i>

1. Application

This data sheet is to introduce the specification of LM64C26P, Passive Matrix type Color LCD Module.

2. Construction and Outline

Construction: 640x480 dots color display module consisting of an LCD panel, PWB (printed wiring board) with electric components mounted onto, TAB (tape automated bonding) to connect the LCD panel and PWB electrically, and plastic chassis with CCFT back light and bezel to fix them mechanically.


Signal ground (VSS) is connected with the metal bezel.

DC/DC converter is built in.

LCD Panel with Anti-glare treatment.

Pencil hardness 3H)

Upper Bezel



Outline : See Fig. 10

Connection : See Fig. 10 and Table 6

3. Mechanical Specifications

Table 1

Parameter	Specifications	Unit
Outline dimensions	221.0 (W) X156.0 (H) X8.2 MAX(D)	mm
Active area	170.855 (W) X128.135(H)	mm
△ Viewing area	175.4(W) X132.7(H)	
Display format	640(W) X480(H) full dots	—
Dot size	0.089 xRGB(W) X0.267(H)	mm
Dot spacing	0.025	mm
*1 Base color	Normally black *2	—
Weight	Approx. 310	g

*1 Due to the characteristics of the LC material, the colors vary with environmental temperature.

*2 Negative-type display

Display data “H” : ON + transmission

Display data “L” : OFF → light isolation

4. Absolute Maximum Ratings

4-1 Electrical absolute maximum ratings

Table 2

Parameter	Symbo l	MIN.	MAX.	Unit	Remark
Supply voltage (Logic)	$V_{DD}-V_{SS}$	0	6.0	v	Ta=25 °C
Input voltage	V_{IN}	-0.3	$V_{DD}+0.3$	v	Ta=25 °C

4-2 Environments Conditions

Table 3

Item	Tstg		Topr		Remark
	MIN.	MAX.	MIN.	MAX.	
Ambient temperaturer	-25 °C	+60 °C	0 °C	+40 °C	Note 4)
Humidity	Note 1)		Note 1)		No condensation
Vibration	Note 2)		Note 2)		3 directions (X/Y/Z)
Shock	Note 3)		Note 3)		6 directions (±X±Y±Z)

Note 1) $T_a \leq 40$ °C95 %RHMax
 $T_a > 40$ °CAbsolute humidity shall be less than $T_a = 40$ °C/95 %RH.

Note 2)

Table 4

Frequency	10 Hz ~ 57 Hz	57 Hz ~ 500 Hz
Vibration level	—	9.8 m/s ²
Vibration width	0.075 mm	—
Interval	10 Hz ~ 500 Hz, 10 Hz/11.0 min	

2 hours for each direction of X/Y/Z (6 hours as total)

Note 3) Accerelation : 490 m/s²
 Pulse width : 11 ms
 3 times for each direction of ±X/±Y/±Z

Note 4) Care should be taken so that the LCD module may not be subjected to the temperature out of this specification.

5. Electrical Specifications

5-1 Electrical characteristics

Table 5

Ta=25 °C, V_{DD}=3.3 V±0.3V

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Supply voltage (Logic)	V _{DD} -V _{SS}	Ta=0~40°C	3.0	3.3	3.6	v
Contrast adjust voltage	V _{con} -V _{SS}	Ta=0 °C	0.8	-	-	V
		Ta=25 °C	1.35	1.95	2.55	V
		Ta=40 °C			2.80	
Input signal voltage	V _{IN}	"H" level	0.8V _{DD}	-	V _{DD} +0.3	v
		"L" level	-0.3	-	0.2V _{DD}	v
Input leakage current	I _{ILL} (Logic)	"H" level	-	-	1.0	μA
		"L" level	-1.0	-	-	
	I _{ILV}	V _{cont} =2.8V	-1.0	-	1.0	mA
Supply current(Logic)	I _{DD}	Note 2)	-	180	270	mA
Power consumption	Pd	Note 2)		600	900	mW
Rush Current (Logic)	I _{DD}	Ta=25 °C, Note1)-①	-	-	2 A × 5	ms
		Ta=25 °C, Note1)-②	-	-	1 A × 0.6	ms


Note 1) Under the following conditions. ; Logic voltage(V_{DD}) should be designed to supply following Inrush current.

①Immediately after the rise of DISP signal.

②Under the situation that DISP signal is on and kept steady.

V_{dd} _____ /

YD etc _____ /



Measurement Circuit: TMD-18-3
(V_{DD} Power Supply) (TAKASAGO)

A: 2 A MAX

B: 5 ms MAX


C: 1 A MAX

D: 0.6 ms MAX

Note 2) Under the following conditions. ;

V_{con}-V_{SS} : contrast □ ax.(1.95 V TYP)

V_{DD}-V_{SS}=3.3 V, Frame frequency=73 Hz, Display pattern = black/white stripe pattern.



This value is direct current.

5-3 Interface signals

OLCD

Table 6

Pin No	Symbol	Description	Level
1	DU0	Display data signal (Upper)	H(ON), L(OFF)
2	V _{SS}	Ground potential	—
3	DU1	Display data signal (Upper)	H(ON), L(OFF)
4	YD	Scan start-up signal	“H”
5	DU2	Display data signal (Upper)	H(ON), L(OFF)
6	LP	Input data latch signal	“H”→“L”
7	DU3	Display data signal (Upper)	H(ON), L(OFF)
8	V _{SS}	Ground potential	—
9	V _{SS}	Ground potential	—
10	XCK	Data input clock signal	“H”→“L”
11	DL4	Display data signal (Lower)	H(ON), L(OFF)
12	V _{CON}	Contrast adjust voltage	—
13	DL5	Display data signal (Lower)	H(ON), L(OFF)
14	V _{DD}	Power supply for logic and LCD(3.3 V)	—
15	V _{SS}	Ground potential	—
16	V _{DD}	Power supply for logic and LCD(3.3 V)	—
17	DL6	Display data signal (Lower)	H(ON), L(OFF)
18	DISP	Display control signal	H(ON), L(OFF)
19	DL7	Display data signal (Lower)	H(ON), L(OFF)
20	NC		—
21	V _{SS}	Ground potential	—
22	DU7	Display data signal (Upper)	H(ON), L(OFF)
23	DLO	Display data signal (Lower)	H(ON), L(OFF)
24	DU6	Display data signal (Upper)	H(ON), L(OFF)
25	DL1	Display data signal (Lower)	H(ON), L(OFF)
26	DU5	Display data signal (Upper)	H(ON), L(OFF)
27	V _{SS}	Ground potential	—
28	DU4	Display data signal (Upper)	H(ON), L(OFF)
29	DL2	Display data signal (Lower)	H(ON), L(OFF)
30	V _{SS}	Ground potential	—
31	DL3	Display data signal (Lower)	H(ON), L(OFF)

OCCT

Pin No	Symbol	Description	Level
1	HV	High voltage lineal (from Inverter)	
2	NC		—
3	GND	Ground line (from Inverter)	—

NOTE) Pin No. and its location are shown in Fig.10.

OLCD

Used connector:DF9B-31P-1V (HIROSE)

Mating connector:DF9B-31S-1V (HIROSE)

OCCT

Used connector:BHR-03VS-1 (JST)

Mating connector: SM03(4.0) B-BHS or SM02(8.0) B-BHS(JST)

Except above connector shall be out of guaranty

5-3 Interface signals

OLCD

Table 6

Pin No	Symbol	Description	Level
1	DU0	Display data signal (Upper)	H(ON), L(OFF)
2	V _{SS}	Ground potential	—
3	DU1	Display data signal (Upper)	H(ON), L(OFF)
4	YD	Scan start-up signal	“H”
5	DU2	Display data signal (Upper)	H(ON), L(OFF)
6	LP	Input data latch signal	“H”→“L”
7	DU3	Display data signal (Upper)	H(ON), L(OFF)
8	V _{SS}	Ground potential	—
9	V _{SS}	Ground potential	—
10	XCK	Data input clock signal	“H”→“L”
11	DL4	Display data signal (Lower)	H(ON), L(OFF)
12	V _{CON}	Contrast adjust voltage	—
13	DL5	Display data signal (Lower)	H(ON), L(OFF)
14	V _{DD}	Power supply for logic and LCD(3.3 V)	—
15	V _{SS}	Ground potential	—
16	V _{DD}	Power supply for logic and LCD(3.3 V)	—
17	DL6	Display data signal (Lower)	H(ON), L(OFF)
18	DISP	Display control signal	H(ON), L(OFF)
19	DL7	Display data signal (Lower)	H(ON), L(OFF)
20	NC		—
21	V _{SS}	Ground potential	—
22	DU7	Display data signal (Upper)	H(ON), L(OFF)
23	DLO	Display data signal (Lower)	H(ON), L(OFF)
24	DU6	Display data signal (Upper)	H(ON), L(OFF)
25	DL1	Display data signal (Lower)	H(ON), L(OFF)
26	DU5	Display data signal (Upper)	H(ON), L(OFF)
27	V _{SS}	Ground potential	—
28	DU4	Display data signal (Upper)	H(ON), L(OFF)
29	DL2	Display data signal (Lower)	H(ON), L(OFF)
30	V _{SS}	Ground potential	—
31	DL3	Display data signal (Lower)	H(ON), L(OFF)

OCCT

Pin No	Symbol	Description	Level
1	HV	High voltage lineal (from Inverter)	
2	NC		—
3	GND	Ground line (from Inverter)	—

NOTE) Pin No. and its location are shown in Fig.10.

OLCD

Used connector:DF9B-31P-1V (HIROSE)

Mating connector:DF9B-31S-1V (HIROSE)

OCCT

Used connector:BHR-03VS-1 (JST)

Mating connector: SM03(4.0) B-BHS or SM02(8.0) B-BHS(JST)

Except above connector shall be out of guaranty




Fig.1 Dot chart of display area




Fig.2 Data input timing chart

Table. 7 Interface timing ratings(Ta=0~40 °C, VDD=3.3 V±0.3 V)

Item	Symbol	Rating			Unit
		MIN.	TYP .	MAX.	
Frame cycle *1	tFRM	7.69		16.94	ms
YD signal "H" level set up time	tHYs	100			ns
"H" level hold time	tHYH	100			ns
"L" level set up time	tLYs	100			ns
"L" level hold time	tLYH	100			ns
LP signal "H" level pulse width	tWLPH	350			ns
LP signal clock cycle *3	tLP	10		70	us
XCK signal clock cycle	tCK	82			ns
"H" level clock width	tWCKH	30			ns
"L" level clock width	tWCKL	30			ns
Data set up time	tDS	25			ns
hold time	tDH	30			ns
LP↑ allowance time from XCK↓	tLS	200			ns
XCK↑ allowance time from LP↓	tLH	200			ns
Input signal rise/fall time *2	tr,tf			20	ns




Fig. 3 Interface timing chart

- *1 LCD unit functions at the minimum frme cycle of 7.69 ms(Maximum frame frequency of 130 Hz).

Owing to the characteristics of LCD unit, "shadowing" will become more eminent as frame frequency goes up, while flicker will be reduced.

According to our experiments, frame cycle of 12.8 ms Min. or frame frequency of 78 Hz Max. will demonstrate optimum display quality in terms of flicker and "shadowing".

But since judgement of display quality is subjective and display quality such as "shadowing" is patturn dependent, it is recommended that decision of frame frequency, to which power consumption of the LCD unit is propotional, be made based on your own through testing on the LCD unit with every possible patterns displayed on it.

- *2 $(t_{CK} - t_{WCKH} - t_{WCKL}) / 2 \geq 10 \text{ ns}$. . . 10 ns MAX

$(t_{CK} - t_{WCKH} - t_{WCKL}) / 2 < 10 \text{ ns}$. . . $(t_{CK} - t_{WCKH} - t_{WCKL}) / 2 \text{ MAX}$

- *3 The intervals of 1 LP fall and the next must be always the same when the LCD UNIT is active driving.
And LP's must be input continuously.

6. Module Driving Method

6.1 Circuit configuration

Fig.9 shows the block diagram of the module's circuitry.

6.2 Display Face Configuration

The display consists of 640x3(R,G,B)x480 dots as shown in Fig.1.

The interface is single panel with double drive to be driven at 1/244 duty ratio.

6.3 Input Data and Control Signal

The LCD driver is 240 bits LSI, consisting of shift registers, latch circuits and LCD driver circuits. Input data for each row (640x3 R,G,B) will be sequentially transferred in the form of 8 bit parallel data through shift registers from top left of the display together with clock signal (XCK).

When input of one row (640 x 3,R,G,B dots) is completed, the data will be latched in the form of parallel data corresponding to the signal electrodes by the falling edge of latch signal (LP). Then, the corresponding drive signals will be transmitted to the 640 x 3 lines of column electrodes of the LCD panel by the LCD drive circuits.

At this time, scan start-up signal (YD) has been transferred from the scan signal driver to the 1st row of scan electrodes, and the contents of the data signals are displayed on the 1st row of the display face according to the combinations of voltages applied to the scan and signal electrodes of the LCD. While the data of 1st row are being displayed, the data of 2nd row are entered. When data for 640x3 dots have been transferred, they will be latched by the falling edge of LP, switching the display to the 2nd row.

Such data input will be repeated up to the 240th row of each display segment, from upper row to lower rows, to complete one frame of display by time sharing method.

Simultaneously the same scanning sequence occur at the lower panel. Then data input proceeds to the next display frame.

YD generates scan signal to drive horizontal electrodes.

Since DC voltage, if applied to LCD panel, causes chemical reaction in LC materials, causing deterioration of the materials, drive wave-form shall be inverted at every display frame to prevent the generation of such DC voltage. Control Signal M plays such a role.

Because of the characteristics of the CMOS driver LSI, the power consumption of the display module goes up with the clock frequency of XCK.

To minimize data transfer speed of XCK clock the LSI has the system of transferring 8 bit parallel data through the 8 lines of shift registers. Thanks to this system the power consumption of the display module is minimized.

In this circuit configuration, 8 bit display data shall input to data input pins of DU0~7 and DL0~7.

Furthermore, the display module has bus line system for data input to minimize the power consumption with data input terminals of each driver LSI being activated only when relevant data input is fed.

Data input for column electrodes and chip select of driver LSI are made as follows:

The driver LSI at the left end of the display face is first selected, and the adjacent driver LSI right next side is selected when data of 240 dot (30XCK) is fed. This process is sequentially continued until data is fed to the driver LSI at the right end of the display face. This process is followed simultaneously both at the top and bottom column drivers LSI's.

Thus data input will be made through 8 bit bus line sequentially from the left end of the display face.

Since this display module contains no refresh RAM, it requires the above data and timing pulse inputs even for static display.

The timing chart of input signals are shown in Fig. 3 and Table 7.

7. Optical Characteristics

$T_a = 25\text{ }^\circ\text{C}, V_{DD} = 3.3\text{V}, V_{CON} - V_{SS} = V_{max}$

Table 8

Following spec are based upon the electrical measuring conditions, on which the contrast of perpendicular direction ($\theta_x = \theta_y = 0^\circ$) will be MAX.

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	Remark	
Viewing angle range	θ_x	$C_o > 5.0$	$\theta_y = 0^\circ$	-30	-	30	dgr.	Note1)
	θ_y		$\theta_x = 0^\circ$	-15	.	25	dgr.	
Contrast ratio	c_o	$\theta_x = \theta_y = 0^\circ$	-	25	-		Note2)	
Response time	Rise	τ_r	$\theta_x = \theta_y = 0^\circ$	-	230	300	ms	Note3)
	Decay	τ_d	$\theta_x = \theta_y = 0^\circ$	-	80	110	ms	
Unit chromaticity	White	x	$\theta_x = \theta_y = 0^\circ$	-	0.248	-	-	
		y	$\theta_x = \theta_y = 0^\circ$	-	0.329	-	-	

Note 1) The viewing angle range is defined as shown Fig.4.

Note 2) Contrast ratio is defined as follows:

$$C_o = \frac{\text{Luminance(brightness) all pixels "White" at } V_{max}}{\text{Luminance(brightness) all pixels "dark " at } V_{max}}$$

V_{max} is defined in Fig.6.




Fig.4 Definition of Viewing Angle

Note 3) The response characteristics of photo-detector output are measured as shown in Fig.7, assuming that input signals are applied so as to select and deselect the dots to be measured, in the optical characteristics test method shown in Fig.8.




Fig. 5 Optical Characteristics 'Test Method I




Fig. 6 Definition of V_{MAX}




Fig.7 Optical Characteristics Test Method II




Fig.8 Definition of Response Time






Fig.9 Circuit block diagram

*1MG:M GENERATOR CIRCUIT

*2BG:BIAS GENERATOR & PROTECTION CIRCUIT

品名	液晶表示器
品番	8601000000
製造	1993.11.10
検査	1993.11.10
完成	1993.11.10
出荷	1993.11.10



- 1) TOLERANCE X-direction A: 4.62±0.8
- 2) TOLERANCE Y-direction B: 4.63±0.8
- 3) OBliquITY of DISPLAY AREA (C-D) < 0.8

② CCFT CONNECTOR
BHR-03VS-1(JST)
←PIN LAYOUT→

PIN	1	2	3
	NY	NC	ND

+0.5
UNSPECIFIED TOL TO BE


LCD UNIT OUTLINE DIMENSIONS		640XR-G-Bx480DOTS 1/240DUTY	
NAME	LM64C2TP	SYMBOL	(Symbol)
DATE	Feb. 27, 1995	SCALE	
DESIGNER	CHO, N. S.	CHECKER	
REVISOR		APPROVER	
SHARP CORPORATION		SHARP 株式会社 液晶 (基本)	
1995.11.10		1995.11.10	

① INTERFACE CONNECTOR
DF98-31P-1V(HIROSE)
←PIN LAYOUT→

PIN	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
DATA	D00	YSS	D01	Y0	D02	LP	D03	YSS	D04	Y00H	D05	Y00	YSS	D06	Y00
DATA	Y00	D07	D08	DISP	D09	NC	YSS	D07	D08	D09	D06	YSS	D04	D02	YSS

Excluded the allowance of deformation

Fig. 6



640XR-G-Bx480DOTS